Microprocessor implementation of a time variant floating mean counting algorithm
نویسندگان
چکیده
منابع مشابه
A 1024-core 70 GFLOP/W Floating Point Manycore Microprocessor
This paper describes the implementation of a software programmable floating point multicore architecture scalable to thousands of cores on a single die. A 1024 core implementation at 28nm occupies less 128mm and has a simulated energy efficiency of 70 GFLOP/Watt with a peak performance of 1.4 TFLOP. The aggressive claims are supported by a 65nm silicon proven 16-core version of the same design ...
متن کاملApproximate Counting with a Floating-Point Counter
Memory becomes a limiting factor in contemporary applications, such as analyses of the Webgraph and molecular sequences, when many objects need to be counted simultaneously. Robert Morris [Communications of the ACM, 21:840–842, 1978] proposed a probabilistic technique for approximate counting that is extremely space-efficient. The basic idea is to increment a counter containing the value X with...
متن کاملTriplet Spike Time Dependent Plasticity: A floating-gate Implementation
Synapse plays an important role of learning in a neural network; the learning rules which modify the synaptic strength based on the timing difference between the preand postsynaptic spike occurrence is termed as Spike Time Dependent Plasticity (STDP). The most commonly used rule posits weight change based on time difference between one presynaptic spike and one postsynaptic spike and is hence t...
متن کاملFloating Point Division and Square Root Algorithms and Implementation in the AMD-K7 Microprocessor
This paper presents the AMD-K7 IEEE 754 and x87 compliant floating point division and square root algorithms and implementation. The AMD-K7 processor employs an iterative implementation of a series expansion to converge quadratically to the quotient and square root. Highly accurate initial approximations and a high performance shared floating point multiplier assist in achieving low division an...
متن کاملImplementation of Floating Output Interleaved Input DC-DC Boost Converter
This paper presents the analysin ,design and implementation of a high voltage ratio topology of DC-DC converter. The DC-DC converter has high voltage ratio with reduced input current, output voltage and output current ripple, and also reduces the voltage and current rating of power electronics components and compared with conventional boost converter. The voltage stress on the switches are red...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Nuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment
سال: 1999
ISSN: 0168-9002
DOI: 10.1016/s0168-9002(99)00347-2